Abstract -We present a behavioral compact model for static characteristics of 3D NAND flash memory for integrated circuits and system-level applications utilizing BSIM-CMG 110.0.0. This model is easy to implement, computationally efficient, fast, accurate, and effectively accounts for the different parasitic capacitance coupling effects applicable to the 3D geometry of the vertical channel Macaroni body charge-trap flash memory. The model parameter extraction methodology is simple and can be extended to reproduce the electrical behavior of different 3D NAND flash memory architectures (with different page size, dimension, or a number of stacked layers). We believe that the developed compact model would equip the circuit designers and system architects with an effective tool for design-exploration of 3D NAND flash memory devices for diverse unconventional analog applications.
I. INTRODUCTION
N AND flash technology, with the aid of three-dimensional (3D) stacking, continues to be the most promising nonvolatile data-storage system to cope up with the overwhelming data explosion in this era of internet-of-things (IoT) [1]- [3] . The 3D NAND flash memory has now become ubiquitous with a wide range of applications ranging from portable USB sticks, camera and smart phone flash drives to solidstate-drives (SSD) [4] and cloud storage [5] . With ultra-high (>1 Tb) density, ultra-low cost per bit, fast random access and multi-level programming capability per cell [6] - [8] , 3D NAND flash also appears lucrative for analog applications requiring dense network of devices, in particular for computing. However, the lack of a proper framework for analyzing the efficacy of 3D NAND flash memory limits the efforts of the designer community in this direction. Although 3D NAND flash string has been widely studied with the help of 3D TCAD simulations [9] - [11] , such an approach is slow, computationally expensive and unfeasible for circuit and system- level simulations. Therefore, the development of a simulation program with integrated circuit emphasis (SPICE)-compatible compact model, which could enable the circuit designers and system architects to explore the design-space with 3D NAND flash memory without incurring any computational complexity, is essential. Although several compact models have been proposed for the planar floating gate(FG) NAND flash memory arrays [12] - [16] , to the best of our knowledge, no compact model is available for the vertical channel chargetrap (CT) 3D NAND flash memory cells. Moreover, 3D NAND flash memory arrays demand a holistic treatment owing to the significant parasitic coupling attributed to their 3D geometry.
To this end, in this letter, we present a behavioral compact model for the static characteristics of the Macaroni body charge-trap 3D NAND flash memory utilizing BSIM-CMG 110.0.0. This model takes into account the different parasitic coupling effects in the memory array owing to the 3D geometry of the cells. Moreover, we formulate a simple two-step model parameter extraction procedure which may be used to reproduce the electrical behavior of different 3D NAND flash memory architectures (with different page size, dimension or number of stacked layers). The developed model is fast, easy to implement, computationally inexpensive and accurately predicts the electrical characteristics of the 3D NAND flash string. We believe that this work is an important step towards exploiting 3D NAND flash for different unconventional analog applications apart from digital memory.
II. COMPACT MODEL FORMULATION
The three-dimensional view of the 3D NAND flash memory array considered in this work for the formulation of compact model is shown in Fig. 1 . It consists of a 3 × 3 string array of vertical channel charge-trap (CT) devices with a gate stack of oxide/nitride/oxide (O/N/O) and Macaroni body ( Fig. 2(a) ). Each string consists of 10 metal plate word-lines 0741-3106 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. (WLs) and a select transistor for the bit-line (BSL) and the source-line (SSL), respectively. The basic cell in a string, as shown in Fig. 2 (b), is modeled as a polysilicon gate-allaround nanowire field-effect transistor (GAA-NWFET) with a voltage-controlled-current-source (VCCS) and the blocking oxide capacitance (C box ) to mimic the shift in the threshold voltage upon application of a program/erase pulse. The central string (containing the unit cell in Fig. 2 (a)) is analyzed for extraction of the model parameters. Since the parasitic capacitances and the consequent coupling effects are highly pronounced in the 3D NAND flash arrays, the other strings are included to enable accurate estimation of the coupling effects. The cell-cell coupling between adjacent cells sharing the same WL is modeled using a horizontal capacitance (C H ) while the vertical coupling between the cells on the same string is taken into account via a vertical capacitance (C V ) as shown in Fig. 2 (a). In addition, the coupling between diagonal cells and the neighboring cells is considered using the diagonal capacitance (C D ) and the side capacitance (C S ), respectively. The macro-model representation of a generalized 3D NAND flash array utilizing the compact model approach is shown in Fig. 3 . As can be observed from Fig. 3 , the 3D NAND flash array demands a comprehensive three-dimensional treatment of different coupling effects for accurate performance estimation as opposed to the planar NAND flash strings [12] , [13] .
III. MODEL PARAMETER EXTRACTION METHODOLOGY
We devised a simple parameter extraction methodology for ease of implementation of the compact model without compromising with the accuracy. The extraction procedure is divided into two steps. The first step involves determination of the coupling capacitances of the cell with help of mixed-mode TCAD simulations while the parameters of the basic cell are extracted in the second step. Mixed-mode simulations of the 3×3×3 string array of vertical channel CT memory devices with O/N/O-stack and Macaroni body (Fig. 2(a) ) were carried out using Sentaurus TCAD (release H-2013.03-SP2) [17] . The parameters used for the device simulations are listed in Table I . The different capacitance components (C V , C H , C S and C D ) were extracted using inverted nodal admittance-matrix. The efficacy of the TCAD simulations in yielding an accurate estimation of the geometry dependent electrostatic effects for the flash memory is already established [12] , [18] . It may be noted that due to the presence of metal plates for WL, the vertical coupling capacitance (C V ) is significantly higher than the other components. Moreover, the diagonal capacitance (C D ) is not significant and may be neglected for the cell morphology considered in this work.
Once the coupling capacitances are estimated, the next step is to extract the parameters of the basic cell which consists of a polysilicon GAA-NWFET. The BSIM-CMG 110.0.0 compact model [19] for GAA-NWFET with cylindrical geometry (GEOMOD = 3) was used to emulate the cell behavior. BSIM-CMG model parameters may be extracted directly from experimental characterization of the string-current dependence on the WL-voltage of the individual cells located at different positions along the string (single-WL measurement) utilizing the standard procedure reported in [19] . However, due to lack of experimental data for cells at different locations along the string, a two-fold approach was followed in this work. First, the central string (see Fig. 2(a) ) with 10 WLs was simulated using Sentaurus TCAD (release H-2013.03-SP2) [17] utilizing the dimensions listed in Table I . The simulated structure (Fig. 4(a) ) resembles the Macaroni body vertical channel CT memory obtained using punch-and-plug process utilized for fabricating 3D NAND flash memories [8] - [10] . Although grain boundaries in the polysilicon channel are known to affect the string electrostatics and increase the device variability [9] , [11] , [20] we have neglected them for the sake of simplicity. Drift-diffusion based simulations were performed assuming a constant mobility and utilizing Shockley-ReadHall (SRH) recombination model. The TCAD simulation set up was calibrated by reproducing the experimental string current of a similar test structure [9] as shown in Fig. 4(b) . The voltages of all 10 WLs were ramped together (multi-WL measurement) to explore the average behavior of the string current [9] . It may be noted that the main aim of this work is to propose a method for formulating a compact model of 3D NAND flash rather than showing the exact values of the string current.
Subsequently, the calibrated TCAD set up was used to obtain the single-WL measurements for cells located at different positions along the string. The source/drain and channel series resistance is significantly higher in the 3D NAND flash string owing to the lightly doped polysilicon film. Therefore, when probing a particular cell, the WLs of all the other cells were biased at a high voltage (V WL = 5 V) to reduce the impact of series resistance. The parameters of the BSIM-CMG model were tuned following the standard extraction procedure [19] to reproduce the TCAD simulation results. As can be observed from Although the program/erase capabilities can be appended to the compact model by utilizing a voltage-controlled-current source (VCCS) as shown in Fig. 2(a) and calibrating the parameters of the VCCS to match the experimental measurements, due to the unavailability of experimental data, we could not extract the model parameters for other important aspects of 3D NAND flash memory such as incremental step pulse programming (ISPP), incremental step pulse erase (ISPE) and neighboring cell disturbance effects (change of victim cell threshold voltage depending on the program/erase pulse applied on the aggressor cell). Although the model parameters may be extracted by reproducing the program/erase data obtained using TCAD simulations, considering the experimentally observed inherent temporal (cycle to cycle) variations and drift in the characteristics of the 3D NAND flash cells [22] , TCAD re-calibration may be required after certain program/erase cycles. Therefore, modeling the dynamic characteristics is challenging without experimental data and inclusion and validation of model parameter extraction methodology for dynamic behavior such as ISPP, ISPE and neighboring cell disturbance effects is an important future work.
Moreover, the erase characteristics may be enhanced by boosting the string potential [10] . This may be achieved by directly applying a body bias to the cells in architectures which have a dedicated p-doped bulk region such as BiCS. However, in architectures such as TCAT where the bit string is realized directly on top of the n-doped source plate, gate-induced drain leakage (GIDL) at the selector MOSFET can be used to boost the string potential [10] . The recently developed compact model for GIDL operation [10] may be utilized with this core model to include the string potential boosting effect.
It may be noted that we have considered a string with only 10 WLs in this work owing to the lack of published experimental data for strings with higher number of stacked WLs. However, the different 3D NAND flash memory architectures such as BiCS, TCAT, V-NAND, etc. utilize bit strings with polysilicon channel in a gate-all-around nanowire configuration [3] . Consequently, the basic cell in their string can also be modeled as a polysilicon GAA-NWFET with a VCCS. Also, from the perspective of the proposed two-step model parameter extraction methodology, the different 3D NAND flash memory architectures with various page sizes, dimensions or number of stacked WL layers differ only in the number and arrangement of these unit cells. The unique arrangement of the unit cells in the different 3D NAND flash memory architectures renders different parasitic coupling components and different static behavior which may be extracted utilizing the proposed two-step model parameter extraction methodology. Therefore, the proposed approach may be extended to model 3D NAND flash memory arrays with different architecture, page size, dimension, or number of stacked WL layers.
IV. CONCLUSIONS In this letter, we have formulated a behavioral compact model for the static characteristics of 3D NAND flash memory utilizing BSIM-CMG 110.0.0. The simple model parameter extraction procedure is described in detail. The model accurately reproduces the electrical behavior of the string taking into account the capacitive coupling in different directions inherent to the 3D geometry. This work is an important step in the direction of exploiting 3D NAND flash memories for different unconventional analog applications. For instance, with the aid of Monte-Carlo simulations, the compact model may be utilized to leverage the intrinsic variability in the analog behavior such as string current of 3D NAND flash array [11] as entropy source for hardware security primitives such as physically unclonable functions (PUFs) or random number generators (RNGs). Moreover, with recently demonstrated >3-bit programming accuracy, the performance of 3D NAND flash memory in read-intensive applications such as for inference or as content addressable memory (CAM) may be evaluated using the model. REFERENCES 
